FPGA area allocation for parallel C applications
نویسندگان
چکیده
In this paper we present an FPGA area allocation algorithm for parallel OpenMP application that aim to improve performance for a specific reconfiguration area. The algorithm will be implemented in Delft Workbench, a toolchain developed at TU Delft with focus on reconfigurable architectures. The hardware platform used to gather the experimental results is a Xilinx Virtex II Pro board with a PowerPC 405 processor and an FPGA. Using profiling information and the structure of the application we construct a mathematical model which is then used by a modified ILP (Integer Linear Programming) solver to choose the optimal mapping.
منابع مشابه
Self authentication path insertion in FPGA-based design flow for tamper-resistant purpose
FPGA platforms have been widely used in many modern digital applications due to their low prototyping cost, short time-to-market and flexibility. Field-programmability of FPGA bitstream has made it as a flexible and easy-to-use platform. However, access to bitstream degraded the security of FPGA IPs because there is no efficient method to authenticate the originality of bitstream by the FPGA pr...
متن کاملمدل عملکردی تحلیلی FPGA برای پردازش با قابلیت پیکربندی مجدد
Optimizing FPGA architectures is one of the key challenges in digital design flow. Traditionally, FPGA designers make use of CAD tools for evaluating architectures in terms of the area, delay and power. Recently, analytical methods have been proposed to optimize the architectures faster and easier. A complete analytical power, area and delay model have received little attention to date. In addi...
متن کاملBridging the Gap between Compilation and Synthesis in the DEFACTO System1
_____________ 1Funded by the Defense Advanced Research Project Agency under contract # F30602-98-2-0113 2Funded through a Boeing Satellite Systems Doctoral Scholars Fellowship Abstract. The DEFACTO project a Design Environment For Adaptive Computing TechnOlogy is a system that maps computations, expressed in high-level languages such as C, directly onto FPGA-based computing platforms. Major cha...
متن کاملBridging the Gap between Compilation and Synthesis in the DEFACTO System
The DEFACTO project a Design Environment For Adaptive Computing TechnOlogy is a system that maps computations, expressed in high-level languages such as C, directly onto FPGA-based computing platforms. Major challenges are the inherent flexibility of FPGA hardware, capacity and timing constraints of the target FPGA devices, and accompanying speed-area trade-offs. To address these, DEFACTO combi...
متن کاملLow Complexity Design Space Exploration from Early Specifications
Performance evaluation and design space exploration from early specifications is still a time consuming, experience and technology dependant issue in the design process. However, evaluation of architectural alternatives at an early stage of the design process is important because the choices made have a critical impact on the system final characteristics (area, performances, power consumption, ...
متن کامل